

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE
BEFORE THE BOARD OF PATENT APPEALS AND INTERFERENCES

In re Application of: **Davis, et al.**

§ Serial No.: 10/805,136

Filed: March 19, 2004

§ Confirmation No.: 8916

Docket No.: **APPM/8381/ETCH/SILICON**

§ Group Art Unit: 1765

For: **Method For Controlling A Process
For Fabricating Integrated Devices**

§ Examiner: Angadi, Maki A.

MAIL STOP APPEAL BRIEF - PATENTS
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Dear Sir:

APPEAL BRIEF

Further to the Notice of Appeal filed August 30, 2007, the Appellants submit this Appeal Brief to the Board of Patent Appeals and Interferences on appeal from the decision of the Examiner of Group Art Unit 1765 dated May 30, 2007, finally rejecting claims 1, 3-21 and 36-53.

The Appellants believe that a \$510 Appeal Brief fee and a \$120 one month extension of time fee are due in connection with this response. The Commissioner is hereby authorized to charge counsel's Deposit Account No. 50-3562 for these fees, and for any other fees, including extension of time fees, required to make this response timely and acceptable to the Office.

REAL PARTY IN INTEREST

The real party in interest is Applied Materials, Inc., located in Santa Clara, California.

RELATED APPEALS AND INTERFERENCES

The Appellants know of no related appeal and/or interference that may directly affect or be directly effected by or have a bearing on the Board's decision in the pending appeal.

STATUS OF CLAIMS

Claims 1, 3-21 and 36-53 are pending in the application. Claims 1, 3-21 and 36-53 stand rejected as discussed below. Claims 2 and 28-35 have been cancelled. Claims 22-27 have been withdrawn. The rejections of claims 1, 3-21 and 36-53 as set forth in the Final Office Action dated May 30, 2007 are appealed. The pending appealed claims are shown in the attached Appendix.

STATUS OF AMENDMENTS

No amendments to the claims were submitted in this application subsequent to final rejection.

SUMMARY OF CLAIMED SUBJECT MATTER

The present invention provides methods for controlling a process for fabricating integrated devices on a substrate. The claimed limitations may be understood with reference to Figures 1 and 2A-C and as annotated below.

In the embodiment of independent claim 1, a method of controlling a process of fabricating integrated devices on a substrate includes: measuring at least one pre-etch dimension and at least one post-etch dimension of at least one structure on the substrate (*see, e.g.*, ¶[0023], [0035]; Figs. 1, 2A-B (step 204, 211)); adjusting a process recipe of an etch process for etching the substrate and a process recipe of at least one post-etch process using the results of measuring the dimensions on the structures (*see, e.g.*, ¶[0036]-[0037]; Fig. 2A-B (step 206, 207)); and executing a multi-pass process wherein the substrate is processed more than once by a measurement process, an etch

process, and at least one post-etch process while forming the at least one structure (see, e.g., ¶[0023], [0027], [0045]; Figs. 1, 2A-B).

In embodiments represented by independent claim 36, a method of controlling a process of fabricating integrated devices on a substrate includes: executing a multi-pass process, wherein the substrate is processed more than once by at least one measurement process, an etch process and at least one pre-etch process and/or at least one post-etch process while forming at least one structure on the substrate, where each time the substrate is processed by the etch process is a pass (see, e.g., ¶[0023], [0027], [0045]; Figs. 1, 2A-B); measuring at least one pre-etch dimension and at least one post-etch dimension of at least one structure on the substrate, during each at least one measurement process (see, e.g., ¶[0023], [0035]; Figs. 1, 2A-B (step 204, 211)); and adjusting a process recipe of the etch process for etching the substrate and a process recipe of at least one pre-etch process and/or at least one post etch process using the results of measuring the dimensions on the structures (see, e.g., ¶[0036]-[0037]; Fig. 2A-B (step 206, 207)).

GROUND OF REJECTION TO BE REVIEWED ON APPEAL

1. Claims 1-18 and 36-53 stand rejected under 35 USC §103 as being unpatentable over US Patent No. 6,625,497, issued September 23, 2003, to *Fairbairn, et al.* (hereinafter *Fairbairn*) in view of US Patent Application Publication No. 2004/0078108, published April 22, 2004, to *Choo, et al.* (hereinafter *Choo*) and further in view of US Patent 6,567,717, issued May 20, 2003, to *Krivokapic, et al.* (hereinafter *Krivokapic*) and US Patent Application No. 2004/0087041 published May 6, 2004 to *Perry, et al.* (hereinafter *Perry*).

2. Claims 19-21 stand rejected under 35 U.S.C. §103 as being unpatentable over *Fairbairn* in view of *Choo, Krivokapic, and Perry*, as applied above to claim 1, and further in view of US Patent Application No. 2003/0022510 published January 30, 2003 to *Morgenstern* (hereinafter *Morgenstern*).

ARGUMENT**1. 35 USC §103 Claims 1-18 and 36-53**

Claims 1-18 and 36-53 stand rejected under 35 USC §103 as being unpatentable over *Fairbairn* in view of *Choo* and further in view of *Krivokapic* and *Perry*. The Appellants respectfully disagree.

Independent claims 1 and 36 recite limitations not taught or suggested by any combination of the cited art. *Fairbairn* teaches a semiconductor processing module with integrated feedback/feed forward metrology. Specifically, *Fairbairn* teaches reducing critical dimension (CD) variation by feeding back information gathered during inspection of a wafer (e.g., after photoresist development) to upcoming lots that will be going through the photolithography process, and by feeding forward information to adjust the next process the inspected wafer will undergo (e.g., the etch process). (*Fairbairn*, col. 4, ll. 40-46.) *Fairbairn* further teaches taking post-etch CD measurements and optionally reviewing the wafer if a significant variation from normal post-etch data is observed. (*Id.*, col. 12, ll. 24-34; col. 13, ll. 55-65.)

Choo teaches scatterometry techniques for measuring one or more dimensions of a first integrated circuit during a fabrication process. The measurements may be used feed forward or feed back information that may be utilized to adjust operating parameters of other processing components to which the same or other die will be subjected. (See *Choo*, p. 5, ¶ [0042].)

However, *Choo* fails to teach or suggest a modification of the teachings of *Fairbairn* that would yield a process including executing a multi-pass process wherein the substrate is processed more than once by a measurement process, an etch process, and at least one post-etch process while forming the at least one structure, as recited in claim 1, or executing a multi-pass process, wherein the substrate is processed more than once by at least one measurement process, an etch process and at least one pre-etch process and/or at least one post-etch process while forming at least one structure on the substrate, where each time the substrate is processed by the etch process is a pass, as recited in claim 36.

Krivokapic is cited for the proposition that it teaches that, after a post-etch measurement, wafers may be returned to the etch chamber for further etching, if the

wafer is under-etched. However, *Krivokapic* merely teaches and suggests further etching of an under-etched workpiece if, and only if, the desired etch results were not obtained during a first etch, and fails to teach a multi-pass process as recited in the claims. The Examiner quotes *Krivokapic* as stating “non-conforming post-etch wafers may be returned for further etching if underetched” and further asserts that this statement “in effect describes a multi-pass process when the under-etch is performed by design.” (Office Action, p. 6, ll. 3-7.) The Appellants respectfully disagree.

The Examiner appears to be using hindsight reconstruction to assert alleged teachings of *Krivokapic*. Specifically, the complete quote from *Krivokapic* is that “[n]onconforming, post-etch wafers may be thrown away if over-etched, or returned for further etching (re-work) if under-etched.” Accordingly, it is clear that *Krivokapic* merely recites that, after measurement, if the wafer is over-etched and unsalvageable, then the wafer may be thrown away, but if the wafer is under-etched and may be saved, then it may be returned for re-work. Such re-work is not a multi-pass process as defined in the present claims. *Krivokapic* is silent with respect to performing a multi-pass process as defined in the claims. Moreover, *Krivokapic* is further silent with respect to under-etching wafers on purpose and then re-etching them, as asserted by the Examiner.

As such, *Krivokapic* clearly fails to teach or suggest executing a multi-pass process wherein the substrate is processed more than once by a measurement process, an etch process, and at least one post-etch process while forming the at least one structure, as recited in claim 1, or executing a multi-pass process, wherein the substrate is processed more than once by at least one measurement process, an etch process and at least one pre-etch process and/or at least one post-etch process while forming at least one structure on the substrate, where each time the substrate is processed by the etch process is a pass; and measuring at least one pre-etch dimension and at least one post-etch dimension of at least one structure on the substrate, during each at least one measurement process, as recited in claim 36.

Perry is cited to show a control etch method based on an *in-situ* thickness measurement step. However, *Perry* fails to teach or suggest executing a multi-pass process wherein the substrate is processed more than once by a measurement process, an etch process, and at least one post-etch process while forming the at least

one structure, as recited in claim 1, or executing a multi-pass process, wherein the substrate is processed more than once by at least one measurement process, an etch process and at least one pre-etch process and/or at least one post-etch process while forming at least one structure on the substrate, where each time the substrate is processed by the etch process is a pass; and measuring at least one pre-etch dimension and at least one post-etch dimension of at least one structure on the substrate, during each at least one measurement process, as recited in claim 36. Hence, *Perry* fails to teach or suggest a modification of *Fairbairn*, *Choo*, and *Krivokapic* of that would yield the limitations recited in claims 1 and 36. Therefore, a *prima facie* case of obviousness has not been established as the combination of the cited references fails to yield the limitations recited in the claims.

In the Response to Arguments section of the Final Office Action, the Examiner merely make the conclusory statement that the *Krivokapic* teaching that “returns under-etched wafers to the etch chamber to be re-etched is in effect a multi-pass process.” (Final Office Action, pp. 17-18.) However, “[R]ejections on obviousness grounds cannot be sustained by mere conclusory statements; instead, there must be some articulated reasoning with some rational underpinning to support the legal conclusion of obviousness.” (*In re Kahn*, 441 F. 3d 977, 988 (CA Fed. 2006) cited with approval in *KSR Int'l v. Teleflex Inc.*, 127 S. Ct. 1727, 82 USPQ2d 1385, (2007).) Thus, it is clear that the Examiner appears to be using hindsight reconstruction to assert alleged teachings of *Krivokapic*, as the manner in which the Examiner interprets *Krivokapic* is not taught or suggested by *Krivokapic* itself and is only merely conclusorily stated by the Examiner.

As further example of the overreaching of the Examiner's argument, the Examiner further states that it would have been obvious to perform the cleaning and/or CD measurement as taught by *Fairbairn* “at least one more time to insure the multi-pass process was successful.” (Final Office Action, pp. 17-18.) However, the Examiner previously admitted that *Fairbairn* fails to teach or suggest a multi-pass process and cites other references to attempt to yield those limitations in combination with *Fairbairn*. (*Id.* at top of p. 6.)

Therefore, the Appellants submit that a *prima facie* case of obviousness has not been established as the combination of *Fairbairn*, *Choo*, *Krivokapic*, and *Perry* fails to yield the limitations recited in the claims.

Thus, the Appellants submit that independents claim 1 and 36, and claims 2-18 and 37-52, respectively depending therefrom, are patentable over *Fairbairn* in view of *Choo*, and further in view of *Krivokapic* and *Perry*. Accordingly, the Appellants respectfully request that the rejection be withdrawn and the claims allowed.

B. 35 USC §103 Claims 19-21

Claims 19-21 stand rejected under 35 U.S.C. §103 as being unpatentable over *Fairbairn* in view of *Choo*, *Krivokapic*, and *Perry*, as applied above to claim 1, and further in view of US Patent Application No. 2003/0022510 published January 30, 2003 to *Morgenstern* (hereinafter *Morgenstern*). The Appellants respectfully disagree.

Independent claim 1, from which claims 19-21 depend, recites limitations not taught or suggested by any permissible combination of the cited art. The patentability of claim 1 over the combination of *Fairbairn*, *Choo*, *Krivokapic*, and *Perry* is discussed above. The Examiner cites *Morgenstern* to show a process of forming a capacitive trench structure with a polysilicon electrode layer wherein the etch process is performed with an HBr and Cl₂ chemistry.

However, *Morgenstern* fails to teach or suggest executing a multi-pass process wherein the substrate is processed more than once by a measurement process, an etch process, and at least one post-etch process while forming the at least one structure, as recited in claim 1. Hence, *Morgenstern* fails to teach or suggest a modification of *Fairbairn* in view of *Choo*, *Krivokapic*, and *Perry* that would yield the limitations recited in claim 1. Therefore, a *prima facie* case of obviousness has not been established as the combination of the cited references fails to yield the limitations recited in the claims.

Thus, the Appellants submit that claims 19-21 are patentable over *Fairbairn* in view of *Choo*, *Krivokapic*, and *Perry* and further in view of *Morgenstern*. Accordingly, the Appellants respectfully request that the rejection be withdrawn and the claims allowed.

CONCLUSION

For the reasons advanced above, Appellants respectfully urge that the rejections of claims 1, 3-21, and 36-53 as being unpatentable under 35 U.S.C. §103 are improper. Reversal of the rejections in this appeal is respectfully requested.

Respectfully submitted,

November 30, 2007

/ Alan Taboada /

Alan Taboada

Attorney Reg. No. 51,359

(732) 935-7100

Moser IP Law Group

1030 Broad Street, 2nd Floor

Shrewsbury, NJ 07702

CLAIMS APPENDIX

1. (Previously Presented) A method of controlling a process of fabricating integrated devices on a substrate, comprising:

measuring at least one pre-etch dimension and at least one post-etch dimension of at least one structure on the substrate;

adjusting a process recipe of an etch process for etching the substrate and a process recipe of at least one post-etch process using the results of measuring the dimensions on the structures; and

executing a multi-pass process wherein the substrate is processed more than once by a measurement process, an etch process, and at least one post-etch process while forming the at least one structure.

2. (Cancelled)

3. (Previously Presented) The method of claim 1, wherein the measuring step further comprises:

detecting a failure of processing equipment performing at least one pre-etch process and/or the at least one post-etch process.

4. (Original) The method of claim 1, wherein the structures are selected from a group consisting of a blanket layer, a featured layer, a film stack having at least one blanket layer and a film stack having at least one featured layer.

5. (Original) The method of claim 1, wherein the measuring step uses a non-destructive measuring technique.

6. (Original) The method of claim 1, wherein the measuring step uses at least one in-situ measuring tool that is a component of an etch reactor performing the etch process.

7. (Original) The method of claim 6, wherein the measuring step further comprises:
measuring thickness of the structures using the at least one in-situ measuring tool.
8. (Original) The method of claim 1, wherein the measuring step uses at least one ex-situ measuring tool that is external to an etch reactor performing the etch process.
9. (Previously Presented) The method of claim 8, wherein the measuring step further comprises:
measuring topographic dimensions and/or thickness of the structures using the at least one ex-situ measuring tool.
10. (Previously Presented) The method of claim 9, wherein the at least one ex-situ measuring tool and the etch reactor are modules of a processing system.
11. (Previously Presented) The method of claim 1, wherein the measuring step is performed external to a processing system utilized to perform the etch process.
12. (Original) The method of claim 1, wherein the adjusting step further comprises:
adjusting the process recipe of an etch process for etching at least one subsequent substrate.
13. (Previously Presented) The method of claim 53, wherein the at least one pre-etch process is performed before measuring the pre-etch dimensions.
14. (Original) The method of claim 1, wherein the at least one post-etch process is performed after measuring the post-etch dimensions.
15. (Previously Presented) The method of claim 1, wherein the at least one post-etch process is selected from a group consisting of a chemical mechanical polishing

process, a deposition process, an etch process, an oxidation process, an annealing process and a lithographic process

16. (Original) The method of claim 1, wherein the pre-etch measurements are taken in a device coupled to a processing system having a processing chamber in which the etch process is performed.

17. (Previously Presented) The method of claim 1, wherein the pre-etch measurements are taken in a device remote from a processing system having a processing chamber in which the etch process is performed.

18. (Original) The method of claim 1, wherein the step of adjusting further comprises adjusting end point detection parameters.

19. (Original) The method of claim 1 wherein the at least one structure is a capacitive structure of a trench capacitor on a substrate.

20. (Original) The method of claim 19, wherein the capacitive structure comprises a polysilicon electrode layer.

21. (Original) The method of claim 20, wherein the process recipe of the etch process further comprises:

providing HBr and Cl₂ at a flow ratio HBr:Cl₂ in a range from 1:15 to 15:1.

22-27. (Withdrawn)

28-35. (Cancelled)

36. (Previously Presented) A method of controlling a process of fabricating integrated devices on a substrate comprising:

executing a multi-pass process, wherein the substrate is processed more than once by at least one measurement process, an etch process and at least one pre-etch process and/or at least one post-etch process while forming at least one structure on the substrate, where each time the substrate is processed by the etch process is a pass;

measuring at least one pre-etch dimension and at least one post-etch dimension of at least one structure on the substrate, during each at least one measurement process; and

adjusting a process recipe of the etch process for etching the substrate and a process recipe of at least one pre-etch process and/or at least one post etch process using the results of measuring the dimensions on the structures.

37. (Original) The method of claim 36, wherein the measuring step further comprises:

detecting a failure of processing equipment performing the at least one pre-etch process and/or the at least one post-etch process.

38. (Original) The method of claim 36, wherein the structures are selected from a group consisting of a blanket layer, a featured layer, a film stack having at least one blanket layer and a film stack having at least one featured layer.

39. (Original) The method of claim 36, wherein the measuring step uses a non-destructive measuring technique.

40. (Original) The method of claim 36, wherein the measuring step uses at least one in-situ measuring tool that is a component of an etch reactor performing the etch process.

41. (Original) The method of claim 40, wherein the measuring step further comprises:

measuring thickness of the structures using the at least one in-situ measuring tool.

42. (Original) The method of claim 36, wherein the measuring step uses at least one ex-situ measuring tool that is external to an etch reactor performing the etch process.

43. (Previously Presented) The method of claim 42, wherein the measuring step further comprises:

measuring topographic dimensions and/or thickness of the structures using the at least one ex-situ measuring tool.

44. (Previously Presented) The method of claim 43, wherein the at least one ex-situ measuring tool and the etch reactor are modules of a processing system.

45. (Previously Presented) The method of claim 36, wherein the measuring step is performed external to a processing system utilized to perform the etch process.

46. (Original) The method of claim 36, wherein the adjusting step further comprises:
adjusting the process recipe of an etch process for etching at least one subsequent substrate.

47. (Original) The method of claim 36, wherein the at least one pre-etch process is performed before measuring the pre-etch dimensions.

48. (Original) The method of claim 36, wherein the at least one post-etch process is performed after measuring the post-etch dimensions.

49. (Original) The method of claim 36, wherein the at least one pre-etch process and/or the at least one post-etch process is selected from a group consisting of a

chemical mechanical polishing process, a deposition process, an etch process, an oxidation process, an annealing process and a lithographic process.

50. (Original) The method of claim 36, wherein the pre-etch measurements are taken in a device coupled to a processing system having a processing chamber in which the etch process is performed.

51. (Previously Presented) The method of claim 36, wherein the pre-etch measurements are taken in a device remote from a processing system having a processing chamber in which the etch process is performed.

52. (Original) The method of claim 36, wherein the step of adjusting further comprises adjusting end point detection parameters.

53. (Previously Presented) The method of claim 1, further comprising:
adjusting a process recipe of at least one pre-etch process using the results of measuring the dimensions on the structures.

EVIDENCE APPENDIX

[NONE]

RELATED PROCEEDINGS APPENDIX

[NONE]